



lec 5
25/10/2016

combinational logic circuit "Data processing Circuits"

* Multiplexer



Time Division Multiplexing (TDM) is Multiplexing process *
AND gates are used as multiplexer *
number of Source $\rightarrow n$ output $\rightarrow 1$




4x1 Multiplexer

(input) Source 4

AND gate (2 selection lines)

Logic Circuit of Mux




8x1 multiplexer, 3 selection lines

8 → AND gates

* Function table of 4x1 Mux

S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

* logic symbol



* Function table of 8x1 Mux

EN	S_2	S_1	S_0	y
ϕ	0	0	0	D_0
1	0	0	1	D_1
1	ϕ	1	0	D_2
1	0	1	1	D_3
1	1	0	0	D_4
1	1	0	1	D_5
1	1	1	0	D_6
1	1	1	1	D_7
0	X	X	X	0

$EN = 0 \rightarrow \text{output} = 0$

$EN = 1 \rightarrow \text{output} = 1$

* EN Active high

$EN = 0 \rightarrow \text{output} = 1$

$EN = 1 \rightarrow \text{output} = 0$

* EN Active low

EN	S_2	S_1	S_0	output
1	X	X	X	0
0				
0				
0				
0				
0				

Sum of product


* $F(A,B,C) = \sum m(1,3,5,6)$ القيم التي فيها F يكون واحد

↳ minterm


Implement F using 8:1 Multiplexer.

$F(A,B,C) = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + AB\bar{C} \rightarrow$

truth table



* Implement the previous Function using 4x1 mux.
 هنا في 4x1 mux 2 input \Rightarrow 2 selection lines فقط



① منع دائرة عن الاتصال بالمداخل minterms

② ال inputs التي هي دوائر \rightarrow مفعولها عنه \rightarrow واحد

	D_0	D_1	D_2	D_3
\bar{A}	0	①	2	③
A	4	⑤	⑥	7
	0	1	A	\bar{A}

$A \leftarrow$ البتة التي تتحكم
 $\bar{A} \leftarrow$ البتة التي تتحكم

* طريقة أخرى لـ Selection $\Rightarrow A, B$

	\bar{C}	C
D_0	0	①
D_1	2	③
D_2	4	⑤
D_3	⑥	7

ملف $F(A, B, C, D) = \dots$

using 8x1 Multiplexer


$B, C, D \rightarrow$ selection lines

$A \Rightarrow$ نفس الطريقة السابقة


Function table Multiplexer \rightarrow طريقة أخرى لـ

74xx151 \rightarrow (8x1 mux)



* Demultiplexer:-




* Logic Circuit of 1X4 Demux



* Symbol



$EN \rightarrow$ Active high




$EN \rightarrow$ Active low

* Mux \rightarrow Multiple input, Single output Logic Circuit.

* Decoders Multiple input, Multiple output Logic Circuit

تفسير البيانات

Security



ABC \rightarrow 0000 0000

* اشارة

2 Octal Decoder

2 Seven Segment 2 Binary decoder

Selection lines

* Function table of Decoders (2:4 line decoder)
(Active high Decoder).

A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Circuit Diagram of AND gate

Code word

01 \rightarrow 0100

10 \rightarrow 0010

11 \rightarrow 0001

Active low $\xrightarrow{\text{uses}}$ NAND gate in circuit diagram.

* Octal Decoder
3:8 line Decoder

(8 AND gate 2Lr)

